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Abstract: This paper presents a novel algorithm for temporal partitioning of graphs rep-
resenting a behavioral description. The algorithm is based on an extension of 
the tradition al static-list scheduling that tailors it to resolve both scheduling 
and temporal partitioning. The nodes to be mapped into a partition are selected 
based on a statically computed cost model. The cost for each node integrates 
communication effects, the critical path length, and the possibility of the criti-
cal path to hide the delay of parallel nodes. In order to alleviate the runtime 
there is no dynamic update of the costs. A comparison of the algorithm to 
other schedulers and with close-to-optimum results obtained with a simulated 
annealing approach is shown. The presented algorithm has been implemented 
and the results show that it is robust, effective, and efficient, and when com-
pared to other methods finds very good results in small amounts ofCPU time. 
1. INTRODUCTION 
The availability of RPUs (reconfigurable processing units), such as the 
new FPGAs, with lower reconfigurable times and partial-reconfiguration ca-
pability, has made possible the concept of "virtual hardware" [I]: the hard-
ware resources are supposed unlimited and implementations that oversize the 
RPU area are resolved by temporal partitioning. Then, the partitioned solu-
tion is executed by time-sharing the device such that the initial functionality 
is maintained. This concept promises to be an efficient solution to save sili-
con area. One of the applications is the switch among functionalities that 
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have mutual exclusiveness on the temporal domain, such as the context-
switching between coding/decoding schemes in communication, video or 
audio systems. However, temporal partitioning algorithms able to exploit 
effieiently the new concept are needed. They must consider trade-offs among 
parallelism, communication costs, latency and reconfiguration times. The 
nodes of a given graph have to be scheduled in time slots to be executed in 
each temporal partition. Temporal partitioning must preserve the dependen-
eies between nodes (that are already temporal dependeneies) such that a 
node B dependent on node A cannot be mapped to a partition executed be-
fore the partition where node A was mapped. 
Although, the FPGAs themselves, such as the Xilinx™ XC6200 family [2], 
do not have mechanisms to implement effieiently temporal partitions and the 
time of reconfiguration of the overall FPGA is still quite high, the importance 
of the "virtual hardware" concept has already been demonstrated with com-
putationally complex applications [3]. Industrial efforts are under way to 
further improve the capability of the devices to handle multiple-
configurations by storing several on-chip configurations and permitting the 
context-switching in few nanoseconds [4][5][6]. The trend to have on-chip 
configurations instead of more logic cells is explained by the fact that the 
area of SRAMs to store configurations for each cell is much lower than the 
cell itself. 
Effieient mechanisms of communication between temporal partitions 
have also been actively researched such as the micro-registers in [5]. The 
majority of the efforts considers FPGA registers that maintain the same state 
between contexts whenever wanted. 
As referred, research efforts are under way on both new RPU architec-
tures [7] and on the automation of the temporal partitioning process. Our 
efforts address the temporal partitioning of behaviors during the synthesis 
steps. This paper presents a new temporal partitioning algorithm that effec-
tively takes into account, among other aspects, the inter-communication 
costs, while maintaining a small computational complexity. Besides, it is 
sufficiently flexible to permit the consideration of various target architec-
tures. Results are compared to a number of alternative constructive algo-
rithms and, in order to show how far they are from close-to-optimum solu-
tions, comparisons to a simulated annealing (SA) [8] approach are shown. 
From now on we refer to temporal partitions and temporal partitioning 
simply as partitions or partitioning respectively, since this paper neither con-
siders spatial partitions nor spatial partitioning. 
The paper is divided in the following sections. Section 2 summarizes the 
related work on temporal partitioning. Section 3 describes the computational 
models considered by the approach proposed in this paper. Section 4 ex-
plains the algorithm and the heuristics used. Results are shown in section 5, 
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where the new algorithm is compared to simple heuristics and to results ob-
tained by the SA implementation. Finally, conclusions are enumerated and 
future work is envisaged. 
2. RELATED WORK 
The development of temporal partitioning algorithms was firstly consid-
ered in [9][1]. The similarities of both scheduling on high-level synthesis 
[10] and temporal partitioning allow the use of common scheduling schemes 
for partitioning. However, an important factor that must be considered is the 
inter-communication (communication among partitions) cost, because it can 
impose an unacceptable overhead on the overall latency. 
In [11] a static-list scheduling (SLS) approach is used for partitioning 
trying to minimize the number of nets among partitions. It works on the 
netlists (4-input-LUTs) of combinational circuits and uses the path-to-end's 
length of each node as a priority function and the size of the fan-out of each 
node as a tiebreaker. The approach is suitable to RPU architectures with in-
ter-buffering (on-chip buffers that maintain the state among partitions). 
These RPUs have small inter-communication costs and the overall optimiza-
ti on problem resurnes to the minimization of the critical path length. [12] 
presents an enhanced force direct scheduling algorithm which considers 
communication costs and which is able to process sequential circuits. 
In [13], a variation of the SLS followed by an optimizer is used to per-
form partitioning of netlists. The algorithm uses three scheduling rules to 
select among the ready nodes and is tailored to the Time-Multiplexed FPGA 
[5]. 
[14][15] present a network-flow based method for multi-way partitioning 
of netlists. In [14] the algorithm is also targeted to the Time-Multiplexed 
FPGA and the results out-perform the SLS approach [13] in terms of commu-
nication costs (number of nets between partitions). The algorithm uses the 
max-flow min-cut computation iteratively to find k-partitions. [15] shows 
improvements over the enhanced force direct scheduling of [12] with respect 
to communication costs. Results comparing the latency of the solutions are 
neither presented nor examined. 
The above approaches are all based on the netlist of the final circuit pre-
viously mapped to the library of the target FPGA. They can be efficient ap-
proaches to rapid prototyping but suffer from the impossibility to exploit 
partitions at the behavioral level. This has more importance when consider-
ing the integration of partitioning into the reconfigware compilation from 
behavioral descriptions. Moreover, these approach es suffer from the heavy 
number of nets and nodes that must be manipulated. At the behavior level 
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the operations encapsulate the tricky connections and only the groups of nets 
transporting operands are visible by the algorithms. 
Some authors, such as in [9] and [16], have considered the partitioning at 
behavioral levels having in mind the integration of synthesis. In [9], a heu-
ristic based on the SLS enhanced to consider dynamic area constraints is pre-
sented. The approach does not consider the inter-communication costs. In 
[16] the partitioning problem is modeled in a specified 0-1 non-linear pro-
gramming (NLP) model [17]. Due to the computational complexity of the 
approach, heuristic methods must be developed to permit feasible executions 
on large input examples. In [18], a partitioning algorithm based on the lev-
elized nodes obtained by the "as soon as possible" (ASAP) scheduling algo-
rithm is used. The algorithm fills the available area of the RPU in the in-
creasing order of the ASAP levels. The selection of nodes in the same level is 
arbitrary and the algorithm switches to another partition when it encounters 
the first node that does not fit in the current partition. In [19], partitioning 
algorithms based on the extension of the ASAP or "as late as possible" 
(ALAP) leveling algorithms with the selection of anode, in the same ASAP 
or ALAP level, by a local priority function based on the nodes' mobilities 
have been considered. [19] also shows an algorithm that searches recursively 
in the list of ready nodes so that if anode cannot be mapped to the current 
partition, other nodes can be considered. 
However, all the above approaches do not consider both the inter-
communication costs and the latency, and the majority of them are tailored 
to a specific target architecture. Therefore, new efforts to integrate the inter-
communication costs and the latency of the solutions in a temporal parti-
tioning algorithm working at the behaviorallevel are presented in this paper. 
3. RECONFIGURABLE COMPUTING MODEL 
Our model assurnes that the CPU has access to the reconfigware and is re-
sponsible for the reconfiguration of the RPU(s) that integrate the reconfig-
ware part. We also consider without loss of generality that the CPU has ac-
cess to the memory attached to the RPU. The partitions are mapped to the 
reconfigware and the CPU store/load primary input/outputs directly to/from 
the memory, or the FPGA when this is supported. The data transfered be-
tween partitions can be stored in the memory by the reconfigware, in special 
registers that are maintained during reconfigurations, or collected by the 
CPU. 
At least three schemes of interface mechanisms between partitions can be 
considered. The use of registers and a task running on the microprocessor to 
load and store operands between partitions is one possibility. This scheme is 
An Algorithmfor Temporal Partitioning onto RPUs 489 
weil suited to boards of RPUs with a processor or a micro-controller that can 
also control the reconfiguration of partitions, or to boards without any buffer 
scheme to maintain results among partitions. With the advent of the integra-
tion of RPUs in processor cores this can be an efficient scheme because of 
the lower communication overhead on these systems. The second scheme is 
the use of a set of registers in the RPU when the device can be partially re-
configured. The registers will be configured once in a region of the RPU and 
shared between partitions (this can include the advent of new RPUs tailored 
to time-sharing). The third scheme uses a macro-cell to access memory 10-
cations controlled by a hardware unit. This is weil suited to types of RPU s 
where there is no processor (only local memory) or the communication be-
tween the host and the RPUs is time-consuming. 
From the above considerations it is clear that feasible partitioning 
schemes must consider different inter-communication costs due to different 
interface mechanisms. 
4. PROBLEM FORMULATION 
In order to be independent from a particular software language (e.g., 
C/C++ or Java) the input program is represented as a hierarchy of PDGs 
(program dependence graphs) in which the bottom level is formed by DAGs 
(directed acyclic graphs) where each node represents an operation. Anode in 
the PDG can be a group of statements or a single statement. A loop is repre-
sented by a special node in the PDG which encapsulates the PDG of the loop 
body. Herein, we only consider nodes with deterministic delays (known at 
compile time), and recursive constructions are not allowed. Thus, a behav-
ioral description is represented by a graph, G = (V, E), which is an ordered, 
directed and acyclic graph with lVI nodes, {vJ,v2, ... ,vIVI} and lEI edges, 
where each node Vi represents a single behavior. Each edge eij E E repre-
sents a dependency between nodes Vi and Vj. A dependency can be only a 
precedence-dependency or a transport-dependency due to the transport of 
data between the two nodes. 
The communication cost associated with an edge eij representing a trans-
port-dependency is calculated by the number of bytes to transfer (dij) divided 
by the maximum bandwidth of each atomic transfer (with the result rounded 
to the next big integer). In the majority of the communication mechanisms 
for each connection between different partitions the data must be stored by 
the partition that defines it and loaded by the partition that uses it. Non-
transport dependencies (precedence-dependencies) have a zero dij. 
We assurne that an estimation ofthe execution time and the reconfigware 
size (CLBs, cells, FUs, etc.) of each node is available at compile time. 
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The objective of the partitioning algorithms is to create partitions in the 
temporal domain such that the cost is minimum and that each partition fits in 
the reconfigware area physically available. Each partition n is a non-empty 
subset ofV. A graph G partitioned in k subsets is correct if: 
- The set ofpartitions P = I1\ U I12 u ... U I1k :::> V. 
- 'V I1j E p, Area(I1j) :5; MaxArea; Each temporal partition fits in the RPU 
resources. 
- 'V ejj E E, p(Vj) P(Vj) v P(Vj) =p(Vj); indicates the order of exe-
cution. All dependencies are met (necessary condition to obtain the same 
functionality). 
A correct set of partitions guarantees the same behavior of the original 
graph. However, we are also interested on the minimization of the overall 
latency. The cost that reflects the latency of a graph in a time-multiplexed 
RPU can be estimated by the equation (1). 'tcyc\es is the number of eIock cy-
eIes for each load/store. In(I1j) and Out(I1j) correspond to the number of in-
ter-communications without considering the primary input/outputs. The sec-
ond term represents the overall critical path delay without inter-
communication costs. 
NumPaytr_l NumPart.l , 
n(G,RWModeIA )= Out(nJl1+ l!WaxDeIQy(n,)] (1) 
1=0 1=0 
5. THE ENHANCED-STATIC LIST SCHEDULING 
ALGORITHM 
The partitioning algorithm proposed (ELS), as can be seen in Figure 1, is 
an extension of the SLS algorithm. It starts by computing the ASAP and 
ALAP values of the nodes in the graph. Then a cost computed with equation 
(2) is assigned to each node ofthe input graph. Each term ofthe equation has 
a multiplication factor to give more weight to the communication cost (a), to 
the critical path (13), or to a tradeoff between them (11). The first term (3) 
gives emphasis to the communication costs. A large difference between the 
input and output edges of anode assigns a greater priority to that node. Also, 
a large number of nodes from a given node to the sink can produce more 
communication costs. The middle term (4) tries to give emphasis to the ex-
istent parallelism by assigning more weight to the no des with lower ASAPs 
(giving the opportunity to pI ace ready nodes in parallel to the nodes of the 
critical path already scheduled). This factor increases with the decreasing of 
the communications' weight. The third term (5) is the starting fine-grain 
ALAP of each node and permits to sort the nodes by ascending order of their 
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ALAPs. The scale factor is set to the ratio of the maximum number of levels 
of the ASAP leveling and the delay of the critical path. Experimentally we 
have found that the weight " expressed by ß/( a+ 1) generally conduces to 
good results. However, another independent weight instead of the previous 
expression can be used to unconstrain the exploitation. 
W[v,]= a f-lI'comm (v,)+ 1] f-lI'commldelay (v, )+ ß f-lI' delay (v, ) 
'I' c","m = scale )- Out (v, )- MaxLevels + LeveIALAP(v, )] 
'l'comml<lelay = (v,) 
'I' <lelay = (v,) 
ESL(MaxArea, G(V, E), Cl, 13, 1']) ( 
Compute ASAP(G); // compute the fine-grain ASAP tor each node 
Compute ALAP(G); // compute the fine-grain ALAP tor each node 
iot CurrentArea=O, SchedNum=O, NumNode=O, NumSchedNodes=O; 
(2) 
(3) 
(4) 
(5) 
for each vi E V (Costv,=ComputeCost(Vi, Cl, 13, 1']);} // compute the cost/or each node 
SortedList = Create a sorted List ofready nodes to be scheduled; // based on the Costs 
BitSet SchedNodes = new BitSet(lVI); // all nodes marked as unscheduled 
while (NumSchedNodes < lVI) (// while there are unscheduled nodes 
Node A = SortedList.ElementAt(NumNode); // peek anode 
Boolean Fit = «CurrentArea + Area(A» <= MaxArea); 
if (Fit) ( // the node A fits in the current temporal partition 
SortedList.removeElement(A); // remove Afrom the SortedList 
// schedule A in the partition, update the current area and mark A as scheduled 
ScheduleElement(A, CurrentArea, SchedNum, SchedNodes); 
NumSchedNodes++; // increment the number o/scheduled nodes 
if(SortedList.Update(G, A, SchedNodes» NumNode = 0; 
else if (NumNode SortedList.size()) NumNode-; 
} else { 
if (NumNode < SortedList.sizeO-2) {// try another node in the SortedList 
NumNode++; 
} else { 
SchedNum++; NumNode = 0; CurrentArea = 0; // another temporal partition 
Figure 1. The enhanced static-Iist scheduling algorithm. 
The next step of the algorithm is to compute the nodes ready to be 
mapped to the current partition and to sort them by descending order of the 
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costs. Then, the algorithm starts the loop by considering each node of the 
sorted list of ready nodes. The algorithm checks if anode can be mapped. If 
the node was mapped the algorithm tries to update the list of ready nodes by 
considering the sink nodes. Then the algorithm starts the loop considering 
another node. If anode cannot be mapped to the current partition the algo-
rithm searches for a feasible node on the list before the creation of a new 
partition. 
The ASAP and ALAP scheduling algorithms compute with graph traversal 
and have a runtime complexity of O(jVj+jEj). The ELS algorithm has a 
worst-case runtime complexity of O(jVj2+jEj). 
To have an idea of how much improvement can be obtained an SA ap-
proach has been implemented. It starts from a feasible partitioning solution 
and tries to improve it by moving nodes (considering the probabilistic selec-
tion of randomly valid moves) among adjacent partitions. Moves that can 
violate the maximum area available on the destination partition, but do not 
violate any temporal precedence, are considered valid. The approach can 
exploit results considering more partitions than those of the initial solution 
by adding empty partitions in the beginning ofthe execution. 
6. RESUL TS AND COMMENTS 
All the algorithms presented have been implemented with the Java ™ lan-
guage. To permit a statistical comparison a random graph generator has also 
been implemented. 
All the results attributed to SA are close-to-optimum (the best result of 
several executions with different parameters was collected). Herein n is 
computed with the equation (1) in clock cycles units and ß comm and r exec cor-
res pond to the 1 sI and 2nd terms respectively. All the results neither consider 
the store/load of primary input/outputs nor the possibility to interleave exe-
cution and inter-communications. SI refers to the algorithm presented in [18] 
and S2 refers to the leveling of the nodes by the ALAP scheme. S3 and S4 re-
fer to the algorithm presented in [19] oriented by the ASAP or ALAP levels 
respectively. Ss refers to aversion of S2 with the nodes sorted by the as-
cending ALAP levels and the ascending ASAP levels as a tiebreak. S6 is a 
version of SI with a list created with the nodes of an ASAP level sorted by 
the ascending order of their ALAP step time. S7 refers to an SLS approach 
with the nodes in the list sorted by the ascending order of their ALAP step 
time. 
In Table 1 and Table 2 E is the relative improvement cost of the SA over 
the ELS solution. The constructive approaches obtained each solution in less 
than Ims. 
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The 1 sI example to be considered is the loop body of the HAL example 
[20] (all operands with 16-bit width). The example has a total area of 4,384 
cells and a critical path delay of 58 cycles. The results presented in Table 1 
show small improvements of the SA over the ELS. 
The 2nd example is the AR filter [21]. It has 16 multipliers and 12 adders 
contributing to a total area of 16,960 cells and a critical path delay of 90 cy-
cles (all operands with 16-bit width). The results are shown in Table 2. 
Table 1. Results for the HAL example ('tcycles=2; A: MaxArea = 2,457; B: MaxArea = 4,096). 
CASE/#Part Measure SI Sz S3 S4 Ss S6 S7 ELS, a=2 SA time E (%) 
AIS Q 70 86 86 80 80 70 80 66, ß=20 62 7.8 s 6.1 
B/2 66 86 66 84 84 66 84 66, ß=1 60 5.7 s 9.1 
Table 2. Results for the AR filter (A's: MaxArea =4,096; B's: MaxArea =16,384). 
CASE/#Part 'tcvcles Measure SI Sz ELS (a,ß) SA time E (%) 
A1/S 2 Q 222 202 202 (2,20) 194 26.4 s 3.9 
B1/2 2 Q 134 142 134 (2,1) 98 90 s 26.8 
A2/5 1 Q 186 166 166 (1,1) 162 25.4 s 2.4 
B2/2 1 Q 122 126 122 (1, 1) 94 85 s 22.95 
A3/5 0 r exec 150 130 118 (0, 1) 118 26 s 0 
B3/2 0 r exec 110 110 110 (0, 1) 90 68 s 18.18 
A415 1 .8.comm 36 36 26 (13 edges) (1,0) 22 19.2 s 15.38 
B4/2 1 dcomm 12 16 6 (3 edges) (1,0) 2 66.7 s 66.7 
ELS has produced results always better or equal than those obtained by 
the other heuristics. An accurate analysis has shown that SA has the capabil-
ity to map nodes with many connections in the same partition reducing the 
inter-communications. The ELS approach is unable to balance the last two 
partitions. This problem has more impact when the number of needed parti-
tions is small and is one of the disadvantages of constructive approaches. 
The results were not improved by making the SA exploit more partitions 
than those obtained by the constructive approaches. Also, results from ex-
periments with random graphs confirm that the number of partitions used by 
the heuristics (e.g., ELS) is close-to-optimum and few cases need more par-
titions (one) to improve the results. More partitions have higher probability 
to increase the critical path delay and only in few cases can reduce the over-
all inter-communication cost. 
Table 3 shows results obtained with random graphs. All the graphs have 
50 nodes and the output edges of each node vary between 0 and (4 or 10). 
For each algorithm the median of relative improvements over the ASAP lev-
eling method for different inter-communication's weights are shown. The 
pairs of rows (2, 3) and (4, 5) present results considering 2 and 1 clock cy-
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eies for each inter-communication cost respectively. The results shown in the 
6th and i h rows were obtained considering null inter-communication costs. 
The 8th and 9t h rows show the results obtained when only inter-
communication costs are considered. The last column indicates the median 
of the relative improvements of SA over ELS. The last row shows the median 
of each column. In these tests the SA has run over an initial solution obtained 
by ELS. 
Tabte 3. Results for N=100 graphs randomly generated. 
Out-edges 'tcycles S2 S3 S4 Ss S6 S7 ELS (a,ß) SA Ej (%) 
rO 10] 2 -0.9 9.1 l.l -2.2 -1.4 9.2 12.2 (2,1) 29.7 19.9 
rO 4] 2 -1.0 12.4 1.7 -3.1 -0.8 14.5 18.5 (2,1) 38.1 24 
rO 10] 1 -0.3 5.8 0.2 -0.7 0.7 8.7 6.8 (1,1) 22.9 17.3 
EIN rO 41 1 -0.3 7.4 0.7 -l.l 3.3 13.7 10.6 (1,1) 28 19.5 
(%) rO 101 0 2.8 -8.6 -3.5 5.4 8.6 6.0 9.5 (0,1) 13 3.9 
rO 41 0 2.2 -1l.l -2.9 5.8 16.2 10.8 10.9 (0,1) 16 5.7 
rO 101 1 -2.2 15.3 2.7 -5.1 -5.3 10.3 29.8 (1,0) 45 21.7 
rO 41 1 -2.5 22.9 -3.7 -7.1 -9.8 16.0 48 (1,0) 57.8 18.8 
Tot. - - 0.28 6.65 -0.46 -1.0 1.4 11.2 18.3 20.6 16.4 
The results show improvements of ELS over the other considered heuris-
tics. On the 4th and 5th rows ELS results would be similar to the S7 results if 
only the third term of equation (2) was used. S3 was the best algorithm of the 
ASAP/ALAP leveling approaches with respect to communication. The results 
show better solutions of SLS over the ASAP/ALAP approaches with respect 
to latency, as was expected due to the opportunity to execute freedom nodes 
in parallel with the critical path. S6 has produced the best results of the con-
structive approaches when only latency has been considered. The fact is due 
to the consideration of aB the nodes of an ASAP level before the addition of 
nodes from the next level (an SLS tries, for each node scheduled, to update 
the list of the ready nodes). When the cost of each communication was not 
high, S7 has produced better results than the other constructive algorithms 
(rows 4 and 5). 
The elose-to-optimum results had about 16% of average relative im-
provement over the ELS (from 4 to 24%). Better results of ELS can be 
achieved by exploiting the values ofthe a, ß and 11 weights on equation (2). 
7. CONCLUSIONS & FUTURE WORK 
In this paper temporal partitioning techniques have been presented and 
compared. A novel heuristic extension to the static-list scheduling algorithm 
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was presented. Being an algorithm of the family of the scheduling al go-
rithms it can embody resource constraints without much more complexity. 
The low complexity of the algorithm makes it applicable on large graphs. 
The results show improvements over related algorithms and show that sim-
plified algorithms can be used to resolve the temporal partitioning problem 
at the behavior level. The algorithm can be also applied efficiently to rapid 
prototyping of DFGs with much better results than the ASAP approach pre-
sented in [18] without increasing significantly the execution time. 
Although just presented as a comparison term a temporal partitioning ap-
proach based on the simulated annealing has been also implemented. Based 
on the execution time the annealing approach does not seem, at least alone, 
to be a reasonable choice to reconjigware compilers where one of the most 
important objectives is fast compilation. However, efficient cooling schemes 
should be studied to improve the efficiency of the annealing. 
The close-to-optimum experimental results show that most of times the 
optimal number ofpartitions is the minimum as was also stated in [7]. 
The support of the loop distribution transformation and the possibility to 
deal with resource sharing will be considered by future temporal partitioning 
schemes. 
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